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DADO [Stolfo and Shaw, 19821 is a highly parallel, tree-structured machine 
designed to provide significant performance improveijlents in the execution ot 
Artificial Intelligence software. The DADO prototype, currently being constructed at 
Columbia University, comprises 1023 processing elements (PE's) each consisting ot 
an Intel 8751 microcomputer chip and an Intel 2186 8K by 8 RAM chip. The PE's 
are interconnected in a complete binary tree. A full version of DADO would 
comprise on the order ot a hundred thousand PE's each consisting ot a much 
smaller amount ot local memory, roughly 2K bytes of RA.!\f. (The 8K RAM 
employed in the DADO prototype was chosen to allow a modest amount of 
flexibility in designing and implement~:lg the sottware base for the full version of 
DADO.) In addition, a specialized combinatorial I/O switch is incorporated in the 
full DADO design to perform the most basic communication primitives at much 
higher speeds than is possible with sequential logic, as it is implemented on the 
prototype machine. 
The Intel 8751 is a powerful 8-bit microcomputer incorporating a 4K Eraseable, 
Programmable ROM (EPROM), and a 256 byte RAM on a. single silicon chip. One 
of the key characteristics of the 8751 processor is its I/O capability. The four 
parallel, bi-directional, 8-bit ports provided in a 4O-pin package, has substantially 
contributed to the ease ot implementing a binary tree interconnection between 
processors. 
Certain aspects of the DADO machine are modelled after NON-VON [Shaw, 1982; 
Shaw, et ai., 1981], a tree-structured, highly parallel machine containing a larger 
number of much simpler processing elements. 
In iVON-VON, most of the PE's are severely restricted in both processing power 
and storage capacity, and are thus not typically used to execute independent 
programs. Instead, a single control processor (CP), located at the root of the 
iVON-VON tree, typically broadcasts a single stream of instructions to all PE's in 
the tree. Each such instruction is then simultaneously executed (on ditferent data) 
by every PE in the tree. This mode or operation has been referred to in the 
literature of parallel computation as single instruction stream, mUltiple data stream 
(SL\ID) execution [Flynn, 19721. 
\Vithin the DADO machine, on the other hand, each PE is capable of executing 
in either ot two modes. In the first, which we will call SLWD mode, the PE 
executes instructions broadcast by some ancestor PE within the tree, as in the 
NON-VON machine. In ~he second, which will be referred to as MIMD mode (for 
multiple instruction stream, multiple data stream), each PE executes instructions 
stored in its own local RAM, independently of the other PE's. 
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When a DADO PE enters MIMD mode, its logical state is changed in such a wa.y 
as to effectively "disconnect" it and its descendants from all higher-level PE's in 
the tree. In particular, a PE in ~ mode does not receive any instructions that 
might be placed on the tree-structured communication bus by one of its ancestors. 
Such a PE may, however, broadcast instructions to be executed by its own 
descendants, providing all of these descendants have themselves been switched to 
SllvID mode. The DADO machine can thus be configured in such a way that an 
arbitrary internal node in the tree acts as the root of a tree-structured SllvID device 
in which all PE's execute a single instruction at a given point in time. 
DADO supports communication between physically adjacent tree neighbors, as well 
as communication between PE's that are adjacent in a logical linear ordering 
embedded within the tree. (The NON-VON I/O switch supports the in-order tree 
enumeration, whereas DADO supports the bounded-neighbor ordering through 
sequential logic. Thus, two adjacent PE's are never more than 3 tree edges apart. 
[Shaw, 19821 provides a complete specification of various methods of embedding a 
linear ordering on a tree.) 
In the following sections we detail the precise semantics of both execution modes, 
and have outlined the methods employed to simulate each in the current DADO 
prototype design. In subsequent sections we define P}:'L/M, a variant oC the PL/M 
language providing several additional primitives for parallel computation. 
2 SIMD Mode of Operation 
A processor in SllvID mode (henceCorth, a SIMD PEl can be instructed to enter 
one of two states which is determined by the contents of a special single bit 
register called EN!. II EN1 is set high (logical 1) within a PE, the processor will be 
In the SllvID enabled state, otherwise it is in the SIMD di8abled state. 
2.1 SIMD ENABLED state 
A DADO PE in SL\ID enabled state will: 
1. accept an instruction Crom the broadcast bus (received from its parent), 
2. pass the instruction on to its descendants, provided the PE is not a leaf 
processor AND its immediate tree neighbors (children) are logically 
connected (see below), and 
3. the instruction 13 executed by the PE. 
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2.2 SIMD DISABLED state 
A DADO PE in SIMD disabled state will 
1. accept an instruction Crom the broadcast bus, and 
2. as in the enabled case, it will pass the instruction on to its descendants 
if they exist, however 






instruction (SEND, RECV, BROADCAST, 
3 ~ Mode of Operation 
A PE in MIMD mode of operation (henceCorth, a MIMD PEl will: 
1. be logically disconnected from its parent (Thus, instructions from the 
broadcast bus will not be accepted.) 
2. executes code from its local memory (The tree below the processor 
remains logically connected and thus, can be utilized as a SIMD tree.) 
3. execute the entire Intel 8751 instruction set, 
4. executes the SIMD instructions it broa.dcasts to its descendents, 
5. enters SIMD disabled state, after broadcasting an instruction to disable 
its descendents, when it terminates its MIMD operation. 
4 SIlVID Instruction Set 
\Ve have defined a superset oC PL/M [Intel, 1982], which we have come to call 
PPL/M, which provides a set of facilities to specify operations to be performed by 
independent PE's in parallel. In this section we first discuss the assignment of 
special registers to memory, and then detail the" additions to PL/M of new data 
types, new built-in functions and DO blocks for the SIMD operation of the machine. 
The external 8K RAM (referred to as AUXILIARY space within a PL/M 
program), is logically divided into a lK portion, which stores the data space for the 
S~ID operation of the PE, and a 7K data/program space for storage of MIMD 
code. The 4K EPROM (referred to as CONSTANT space within a PL/M program) 
is used for system level code performing the most basic communication and 
synchronization instructions. 
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.. . 1 SIMD lL\M 
To Cacilitate the conversion and simulation oC NON· YON code on DADO, the 
NON.YON registers are assumed to be resident within the system. Thus, any 
PL/M program can reCerence the NON·YON registers without prior need to define 
them explicitly. The a.llocation ot memory, as depicted in figure 1, is defined as 
Collows: 











DADO Logical Registers 
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4.2 PPL/M: Parallel PL/M 
Before derming the primitives for parallel computation on DADO, we begin with a 
brief introduction to PL/M. 
PL/M is a high-level language designed by Intel Corp. as the host programming 
environment for applications using the full range of Intel microcomputer and 
microcontroller chips. Some of PLfM's salient characteristics are: 
- block structure, employing several forms or the PL/I DO sta.tement, 
- a full range of data structure facilities including arrays, structures and 
pointer-based dynamic variables, 
- "strong ~yping" facilities (thus, data and subroutine definition statements 
are prOVided) 
- a statement-oriented syntactic structure 
- all data is either of type BIT, BYTE or WORD (2 bytes) 
A PL/M program is constructed from blocks of associated statements, delimited by 
either a DO or PROCEDURE statement, and a terminating END statement. As is 
typical of a block oriented language, nesting is permitted following the usual 
conventions for variablescoping. 
We will describe each of the executable statements briefly in turn. (In the 
following definitions, symbols appearing within the bounds of square brackets( I are 
optional, whereas symbols appearing within set brackets {} are alternates.) 
Assignment statement 
'* identifier [,identifier] ° = expression; 
o The expression follows the usual conventions with the added prOVISion of implicit 
type conversion between BYTE and WORD data. Implicit conversion of BIT data 
is prohibited. (Refer to the section on data structures in the PL/M manual.) 
Multiple assignment is unpredictable if a variable appears on both sides of the 
assignment operator. 
IF statement 
IF relational-expression THEN statement; 
[ELSE statement;] . 
The relational expression provides the full range of logical and relational operators, 
reSUlting in a value of type OBIT. 







The statement may be a data definition whose scope IS defined by the bounds of 
the block. 
Iterative DO statement 





Each expression is evaluated once prior to the loop, while the termination test IS 
performed on each entry into the loop. 
DO WHILE statement 




The relational-expression must result m a value of type BIT. 
DO CASE statement 




The select-expression must yield a BYTE or WORD value, which is used to select 
a single statement for execution. 84 cases are the maximum allowable number. If 
the select-expression is out of range, disaster will strike (refer to the manual). 
CALL statement 
CALL name[(parameter list)]; 
The name must be the name of an untyped procedure. Indirect calling IS possible 




Labels are dermed by use and are subject to the same scoping rules as variables. 
Explicit declaration and typing is done primarily with the declare statement. 





DECLARE (variable list) type; 




STRUCTURE (-:ariable type [,variable type]*]) 
{BIT BYTE \VORD} BASED variable 
Strings and constants can be manipulated by operating on memory referenced 
indirectly through based variables and pointers. For example, 
DECLARE ptr WORD AUXILLIARY; 
DECL-illE string(64) BYTE BASED ptr; 
Any reference to string will use the current WORD value stored in the variable 
ptr as the base address. Based variables used in conjunction with the dot operator 
perform all of the indirect addressing capabilities of a high level language. 
The dot (.J operator 
. variable 
This operator returns the address location (a value of type \VORD) of variable. It 
can also be used with constant lists as for example: 
.('ABC') 
. The dot operator serves the dual purpose of structure variable qualification. II x 
15 of type structure with subcomponents y and z, each component is referenced by 
x.y and x.z. 
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Procedure definitions 





Typical conventions are used with type conversion of arguments. Untyped 
procedures are CALLed, while untyped procedures are referred to within expressions 
as a function call. 
4.3 Parallel Processing Primitives 
The rollowing two syntactic conventions have been added to PLIM for 
programming the STh-ill mode of operation of DADO. The design of these 
constructs was influenced by the methods employed in specifying parallel 
computation in the GL YPNffi language [Lowrie, et al., lQ75] designed for the 
ll..LIAC IV parallel processor. The SLICE attribute defInes a variable that is 
defined to be resident within each PE for which the declaration applies. The 
second addition is a syntactic construct, the DO SIMD block, which delimits 
instructions broadcast to STh-ill PE's. 
The SLICE attribute 
DECLARE variable[(single array dimension)] type SLICEj 
name: PROCEDtJRE[(parameter list)] [type] SLICEj 
Each declaration or a SLICEd variable will cause an allocation or space for the 
variable within the DADO SIMD RAM. SLICEd procedures will be automatically 
loaded within the MIMD portion of RAM (by an operating system executive resident 
in DADO's CPl. As an example, the following declaration defInes the NON-vV1V 
and DADO STh-ill RAMs. 
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DECLARE DADO-MEMORY 



















DADO-RAM(947) BYTE) AUXILIARY 
PUBLIC SLICE; 
An assignment of a value to a SLICEd variable will cause the transfer to occur 
within each enabled SIMD PE concurrently. A constant appearing in the right 
hand side will be automatically BROADCAST to all enabled PEts. Thus, the 
statement 
X=5; 
where X is of type BYTE SUCE, will assign the value 5 to each occurrence of X 
in each SIMD PE. However, statements which operate upon SLICEd variables can 
only be specified within the bounds of a DO SIMD block. 




restatement-n° END; , 
The restatement is restricted to be either 
- an assignment statement incorporating only SLICEd variables and 
constanfs or 
. - a call to a subroutine that has been declared to be of type SLICE. 
A non-SLICEd variable may appear within an restatement only as an arrument to 
the BR?-\.DCAST function to be defined shortly. The parameters of : SLICEd 
subroutme are assumed to be also of type SLICE by default E 1 (h 
of th f Tf . . xamp es 0 t e use 
ese ael I les IS provided in the concluding section. 
/ 
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4.4 Added Built-in Communications Primitives 
Besides the full range of instructions available in PL/M, a DADO PE in MIMD 
state will have available to it the following list of built-in functions (each defined to 
be oC type SUCE). These have been modelled after the instructions employed in 
the NON-VON supercomputer. For consistency, the NON-VON registers are used 
in precisely the same manner as that defIned in the NON-VON instruction set. 
Call RESOLVE; -- the Al reSilterl iD all PE'I except the 8firlt8 PE 
are let to zero. The reSister CPRR in the 
Call REPORT; 
MIKD PE il let high. It no delcendent PE haa Al=l, 
CPRR il let low. 
the contentl of AS in the one enabled delcendent PE 
il written to the resilter CPIC in the MIKe PE. It 
.ore than one delcendent PE il enabled, the relult 
11 lllldefined. 
Call BROADC1ST«byte»; 
the value of the linsle byte arru-ent il stored 
in the 108 relister of every delcendent SlKD PE. 
Call SEJD«nei!hbor-PE»; 
-- the contentl of relilter 108 of <neifhbor-PE> il 
let to the Talue ltored in 18. <nei, bor-PE> &aJ be 
one of: LC left tree child 
RC risht tree child 
LJ left linear order neighbor 
RJ rilht liDear order neilhbor 
Call RECV«neilhbor-PE»; 
-- the contentl of resister 18 of <neilhbor-PE> are 
changed to the value ltored in 108. <neilhbor-PE> 
aaJ De one of: LC, BC. L1. RI and P (parent) 
Call MIKD«addrell»; 
any £lAHLED SIKD PE will enter MIlID acde of 
operation and execute code ltored locally in R1M 
Itartinl at addrell <addrell> 
Call ElIT; the MlKD PE will terainate itl MIlID operation. 
The PE will i.lue an instruction to SIKD 
delcendantl to dilable the .. elvel (let Ell low) 
and will reconnect itlelf to itl parent iD snm 
cUnbled Itate. 
Call ElAHLE: -- the £11 resi.ter of all delcendent PE'I are let 
hilh. thu. enablinK the entire tree. 
Call DISABLE; the Ell reeilter of all delcendent PE'I are let 
low, thul disablinl the entire tree. 
The BROADCAST instruction is used to communicate a specified BYTE constant 
Crom the ~fL\ID PE or CP to all (enabled) PE's in the tree below. (Note that this 
constant may in fact be the value of a variable in the CP or MrvID PE.) The 
REPORT instructions, on the other hand, provide the means Cor the contents of the 
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A8 register oC a single enabled PE to be communicated to the CPo The REPORT 
instructions are intended Cor use only when it is known that at most one PE is 
currently enabled - Cor example, immedia.tely Collowing execution oC a RESOLVE 
instruction (discussed below). The eCfect of a REPORT instruction is not defmed in 
the case where more than one PE is enabled. 
The SEND and RECV instructions are used for communication among physically 
and linearly adja.cent PE's - that is, between PE's that are either physically 
adjacent within the tree, or logically adjacent with respect to the total ordering 
imposed on the nodes in the linearly adjacent neighbor communication mode. 
When a PE executes a RECV instruction having either P, LC, RC, LN or RN as 
its argument, its A8 register takes on the value stored in the 108 register of the 
specified (physically or logically) a.djacent PE. When a particular PE executes a 
SEND instruction, on the other hand, the contents oC its A8 register is transferred 
to the 108 register oC the adjacent PE specified as its operand. 
Unlike the RECV instructions, however, a PE can not SEND data to its parent, 
since the semantics oC this operation would be undefmed if both children oC that 
parent were enabled. Thus, only LC, Re, LN and RN are legal operands Cor the 
SEND instruction. It should be noted, however, that the parent is capable oC 
receiving data from its children through the use oC RECV LC and RECV RC 
instructions. The semantics oC the SEND and RECV instructions are not 
immediately apparent in the case where the operand PE is currently disabled. In 
such cases, it is the recipient's status, and not that oC the originator, which 
determines whether data is in Cact transCerred. Specifically, it is always possible to 
RECV data Crom a PE, regardless oC whether it is enabled, but an attempt to 
SEND data to a disabled PE will not result in a transfer of data. 
A PE may be disabled by transferring a 0 into its ENI register using an ordinary 
assignment statement in PPL/M. In a typical application, the contents oC ENI will 
be set to the result of some boolean test prior to the execution oC such a store 
instruction, resulting in the selective disabling oC all PE's Cor which the test fails. 
This technique supports the "conditional" execution of a particular code sequence. 
Following the execution oC such a sequence, an ENABLE instruction is issued to 
"awaken" all disabled PE's. In combination with appropriate register transfer and 
logical operations, this approach may be used to implement more complex 
conditionals, including nested "IF'-THEN-ELSE" constructs embedded within a DO 
SLVID block. 
The RESOLVE instruction is used in practice to disable all but·a single PE, 
chosen arbitrarily from among a specified set of PE's. First, the Al nag is set to 
one in all PE's to be included in the candidate set. The RESOLVE instruction is 
then executed, causing all but one of these nags to be changed to zero. (Upon 
executing a R~SOL VE instruction, one of the inputs to the MIMD PE will become 
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high if at least one candidate was in fact found in the tree, and low if the 
candidate set was found to be empty. This condition code is stored in the "logical 
register" CPRR, which exists within the ~llMD PE or CP.) By issuing an 
assignment to ENl, all but the single, chosen PE may be disabled, and a sequence 
of instructions may be executed on the chosen PE alone. In particular, data from 
the chosen PE may be communicated to the CP or ML\ID PE through a sequence 
of REPORT commands. 
II the candidate set is first saved (using another flag register in each PE), each of 
the candidates can be chosen in turn, subjected to individual processing, and 
removed from the candidate set, allowing the sequential processing of all candidates. 
Typically, the individual processing performed for each chosen candidate involves 
the broadcasting of information contained in, or derived from, that candidate to 
other PE's within the DADO tree. This paradigm for sequential enumeration is 
thus employed as a sort of "outer loop" in a number of highly parallel NON-VON 
and DADO algorithms. 
In the DADO prototype, the Al flag is preserved in that PE which would be 
assigned the lowest number in an bounded-neighbor enumeration of all nodes in the 
tree. The RESOLVE function is implemented using special sequential code, 
embedded within the ROM, that propagates a series of "kill" signals in parallel 
from all candidate PE's to all higher-numbered PE's in the tree. (As is the case 
for all of the global communication functions, the RESOLVE operation would be 
very fast if implemented in combinational logic; thousands of candidates might be 
"killed" in less than a microsecond in DADO, for example. All communication 
primitives in our current prototype will be implemented with sequential logic. 
Future research will be devoted to the implementation of a custom VLSI chip for 
all of the most essential communications on the machine.) 
Finally, the ~ function causes an enabled SIMD PE to begin executing in 
~mID mode. The argument address is first broadcast as the base address of the 
portion of MThID R.A..\f within which the local subroutine to be executed resides. 
Return to SllvID mode is performed .by the EXIT function when the MTh-ID PE 
terminates its computation. Synchronization can be performed with sequential logic 
to explicitly test whether or not data may be transfered to the ML\ID PE. Thus, 
when such a test indicates that data may be transfered, the MThID PE has 
terminated its operation and reconnected itself in SJ1.-ID mode. Algorithms for the 
synchronization of MThID PE's have been presented elsewhere [Stolfo, 19811. 
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5 Examples 
Code Cor two Cundamental operations are presented in this section: the nrst loads 
the DADO tree sequentially; the second is ~sed to associatively mark all PE's that 
match a given search string. 
Figure 2: Sequentia.lly Loading DADO 
,- Ie yill un_ that. thil prosraa il executed rithiD 
DADO'I CPo The Iyatea function READ il uled to load 
It.riDg data into a buffer fro. 10 .. external lource. -, 
DO; 
DECLARE Intelligent.-record(84) BTTE SLICE; 
DECLARE lot.-done BIT SLICE; 
DECLARE Index BTTE SLICE; 
DECLARE Buffer(64) BTTE; 
DECLARE i BTTE; 
DECLARE DADO_WEKORT EITERIJL; 
DO snm: 
Call DABLE: ,- All PE'I are enabled. -, 
lot-done = 1; ,- 111 Ilicel initialized. -, 
Index = 0; 
EJD; 
Call READ(Buffer); ,- Data provided by 10 .. 
external lource. -, 
DO IBlLE length(Buffer) ) 0; ,- AID CPRR -, 
DO snm: 
Call DABLE; 
it = lot-done; 
Call RESOLVE; ,- OnlJ one 11 i8 noy let. -, 
Ell = 11; ,- Select.ivelJ diaable all but. one PE. -, 
lot-done :: 0; 
EID; 
IF lOT CPRR tHIJ quit; ,- 10 PE'I enabled. thul overfloy.-' 
DO i :: 0 to lengt,h(Buffer) - 1 ; 
DO SI](I); 
Call BROADCAST(Butfer(i»; 
I~tel11gent-record(Index) = 108; 







The second example implements the most basic operation for associative matching 
on N01V-VOiV and DADO. 
Figure 3: Associative Probing 
DO; 
DECLARE InteI11~Dt-Record(e4) BYTE EITERIlL; 
DECLARE Index BYTE SLICE; 
DECLARE i BYTE; 
DECLARE Searcb(64) BYTE; 
Call READ(Search); 
Call ElABLE; 
DO i = 0 to len(th(Search) - 1 
DO snm; 
Call BROADCAST(i); 
Index = 108; ,- Thi. 1. aD aiternat1T8 aethod of addre.11ns 
SLICEd array •. -, 
Call BROADCAST(Search(1»; 
Ell = 108 = IntelI1sent-Record(Index); '-D1Iable thOle 
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